Abstract. In this paper, we design a 3-input XOR logic gate on quantum-dot cellular automata (QCA). For efficient design of the logic gate, we adapt previous 2-input XOR logic gate. We simulate a designed logic gate by QCADesigner. As a result of it, we can design and construct a scalable and regular architecture without an influence of noise.
Introduction
Quantum-dot cellular automata (QCA) are one of candidates which can replace VLSI technology. It is the computing with cellular automata consists of arrays of quantumdot cells, and basic concepts of it were introduced by Tougaw and Lent [1] . The inherent feature is that logic states are not stored in voltage levels as in digital circuits, but they are represented by a cell [2] [3] .
A typical QCA cell composes of four quantum dots placed at each corner of a square. It is expressed by an arbitrary state such as null or ground. When a cell was null state, electrons are moving freely between quantum dots. But, electrons are fixed as an arbitrary position, when a cell was ground state. There are two basic logic gates such as majority voting gate( ) and inverter( ). In order to transmit data, QCA use a clocking technique and it is operated by a tunneling barrier and quasi-adiabatic switching. Depending on the raising or lowering of the tunneling barrier, clocking technique consists of four stages: the locking stage that the tunneling barriers are raising, the locked stage that tunneling barriers are fully raised, the relaxing stage that tunneling barriers are lowering, and the relaxed stage that tunneling barriers are completely lowered, allowing free electron movement within a cell [1] [2] [3] [4] [5] [6] [7] .
In this paper, we design a 3-input XOR logic gate on QCA. In architecture of this logic gate, we adapt Shin et al.'s 2-input XOR logic gate [8] . We simulate a 3-input XOR logic gate by bistable model and QCADesigner [9,10].
Design of 3-input XOR logic gate on QCA
In this section, we illustrate design of 3-input XOR logic gate. General 3-input XOR logic gate can be designed various types. Our logic gate consists of two 2-input XOR logic gates as shown in Fig. 1 so that this structure is very simple and scalable.
Fig. 1. Configuration of 3-input XOR logic gate using Shin et al.'s logic gate.
We utilize Shin et al.'s logic gate and a wire crossing based on difference of cell state [8] . It is expressed by Eq. (1)
where ' ' is ( 
Simulation Results
Our logic gate has been simulated using QCADesigner [9, 10] . It was based on bistable model with vector table. The simulation result shows that our logic gate has not been influenced by noise, and we obtained accurate output value as shown in Fig.  2. 
Conclusions
We have designed and simulated a 3-input XOR logic gate using 2-input XOR logic which is proposed by Shin et al.'s. Our logic gate has shown accurate output results and has not been influenced by noise. We expect that our logic gate can be efficiently used as a part of various logic circuits
